TL F –1. Order Number DMQB FMQB DMJ. DMW or DMN. See NS Package Number J16A N16E or W16A. Function Table. datasheet, pdf, data sheet, datasheet, data sheet, pdf, National Semiconductor, Dual 4-Line to 1-Line Data Selectors/Multiplexers. The LSTTL/MSI SN54/74LS is a very high speed Dual 4-Input. Multiplexer with common select inputs and individual enable inputs for each section.

Thus to use a decoder out of demultiplexer, the dwtasheet of validation becomes the input and the entries of the decoder become the entries of ordering of the demultiplexer.

On the other hand, entry 3 on the level Htherefore is connected to the positive tension. In addition to the commutation of several logical signals, the multiplexer can be used to replace a network.

Click here for the following lesson or in the synopsis envisaged to this end. Forms maths Geometry Physics datasheet. The stitching and the logic diagram of this circuit are given on figure 41, while figure datashest gives its truth table. One realizes that it is necessary to employ several types of doors, of the doors OR with 3 entriesa door OR at 2 entries and a door AND 4 entries.

For example, entry 2 must be carried on the level Ltherefore connected to the mass. The example which follows will clarify the procedure. The stitching and the logic diagram of this integrated circuit are given on figure 32, while figure 33 gives its truth table. Use of a decoder out of demultiplexer. The exit of daatasheet circuit is brought to the level H when at least two of the reversers are commutated on the positive tension.

This one, carried to the state 1force the exit of the multiplexer corresponding to state 0 independently of the state of the other entries. The data present in D is acicular towards S0 or S1 depending on the state of the entry of order A.

The not selected exits position with state 1. To determine how to connect the sixteen inputs, it is datasheft to follow the described procedure and to build a table with sixteen lines like that of figure If integrated logical doors are used, one obtains the circuit represented on figure How to make a site? To contact the author.

Datasheet(PDF) – National Semiconductor (TI)

The combinative circuit which fulfills the function of the demultiplexer with 2 ways must thus correspond to the truth table of figure In the table of figure 35, the lines represented in red characters correspond if at least two of the entries of order are on the level H and for which the exit must thus be with the level H.

To find the equation simplest of S1let us draw the picture of Karnaugh figure In this chapter, we will examine the demultiplexers which are circuits whose function is opposite among that of the multiplexers. The expressions and lead us to the logic diagram of figure Let us examine simplest of the demultiplexers, that with 2 ways. The circuit which results from it is deferred on figure One has four switches being able to be connected either to the supply voltage, or with the mass and one wants to know so at least two switches are closed again on the positive tension of food.

If one has the integrated circuitone can carry out the circuit of figure High of page Preceding page Following page. The integrated circuit contains two multiplexers with 4 ways at entries of selection A and B communes. Dynamic page of welcome.

Static page of welcome. This one indeed requires at least three integrated circuits: Now let us carry the entry of validation to state 1: Electronic forum and Poem.

(PDF) 74153 Datasheet download

For each combination, one indicates the logical level that must take the exit. One does not find a demultiplexer with 2 ways integrated. The entries of ordering of the multiplexer become the entries of the network which one wants to carry out.

Figure 43 illustrates how one passes from a decoder to a demultiplexer. The diagram symbolic system and the mechanical equivalent of a demultiplexer with 2 ways are presented at figure We will see that the same function can be obtained with a single multiplexer at sixteen entries.

We know that the majority of the decoders have their active exits at state 0 and their entry of active validation to state 0.

In short, the logical datssheet present on the entry of validation is acicular towards the exit selected by the entries of the decoder. The exit S with for the equation: